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The development of an analog/digital mixed-mode BiCMOS process is
presented. The process uses the RIT factory n-well CMOS process as
its baseline process. The process is tailored to meet the
requirements of an analog/digital system, while minimizing process
complexity and maximizing compatibility with the established CMOS
process.
The process development includes determining the device
requirements for the BiCMOS process, evaluating the established
CMOS process, and integrating the additional process steps into the
baseline process. TMA SUPREM III 1-D Process Analysis Program and
RIT's processing history are used as guidelines, keeping
manufacturability an important issue.
An integrated test chip is developed to measure the performance of
the process and to compare measured results with modelling
simulations. The test chip includes test structures for each
masking level, along with test circuits that are designed using
CMOS, bipolar, and BiCMOS technologies, which perform analog and
digital functions.
The process is implemented into the RIT factory, utilizing the
WIPTRACK tracking system. Each processing step is entered into the
system with complete instructions. Real-time measurement data is
entered into the system at each step by operators under the
supervision of the process engineer. Analysis of the test
structures and test circuits will demonstrate the performance of
the designed process.
PREFACE
A BiCMOS process enables both CMOS and bipolar device
structures to be fabricated in a single integrated circuit. This
provides the capability to produce circuits with performance that
would exceed those that are possible when only one of the
technologies is used. CMOS can offer the advantage of low power
consumption and high density digital IC's, but these circuits are
slower than ECL-based IC's implemented with bipolar devices.
Bipolar technology has advantages in switching speeds, current
drive, I/O speed, and analog capability while sacrificing power
consumption. A BiCMOS process which is tailored for the
application can utilize the advantages from both technologies.
The tradeoff between the BiCMOS performance is the added
process complexity. To obtain the benefits of a mixed
analog/digital system, several process steps must be added to an
existing process. The process steps which must be integrated into
a baseline process are determined by the performance requirements
of the circuit, and the cost limitations. In some cases,
performance compromises must be made to minimize manufacturing
costs and maintain compatibility with an existing baseline process.
At the Rochester Institute of Technology, there currently
exists bipolar and CMOS processing lines. An analog/digital
mixed-
mode BiCMOS process greatly enhances RIT's circuit design and
manufacturing capabilities. The microelectronic facility supports
manufacturing and testing of circuits designed at the college of
computer engineering. As BiCMOS rapidly becomes the technology of
choice, it is important that research continues in design and
process to keep current with the microelectronic industry.
I would like to express thanks to my thesis advisor Dr. Lynn
Fuller, Director of Microelectronic Engineering at RIT; Dr. I. R.
Turkman, Prof. Robert E. Pearson, and the microelectronic faculty
at RIT for providing technical advice and support. I would also
like to thank C. Johnson, Jr., Manager of Microelectronic Academic




The development of an analog/digital mixed-mode BiCMOS process
is presented. The process uses the RIT factory n-well CMOS process
as its baseline process. The process is tailored to meet the
requirements of an analog/digital system, while minimizing process
complexity and maximizing compatibility with the established CMOS
process.
The process development includes determining the device
requirements for the BiCMOS process, evaluating the established
CMOS process, and integrating the additional process steps into the
baseline process. TMA SUPREM III 1-D Process Analysis Program and
RIT's processing history are used as guidelines, keeping
manufacturability an important issue.
An integrated test chip is developed to measure the
performance of the process and to compare measured results with
modelling simulations. The test chip includes test structures for
each masking level, along with test circuits that are designed
using CMOS, bipolar, and BiCMOS technologies, which perform analog
and digital functions.
The process is implemented into the RIT factory, utilizing the
WIPTRACK tracking system. Each processing step is entered into the
system with complete instructions. Real-time measurement data is
entered into the system at each step by operators under the
supervision of the process engineer. Analysis of the test
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1. INTRODUCTION
There are several applications for BiCMOS processes. BiCMOS
technology provides the capability to have analog and digital
functions on the same integrated circuit. An analog/digital mixed-
mode BiCMOS process can save real estate by bridging the
analog-
digital boundary, while providing several circuit design advantages
over a strictly CMOS or bipolar technology.
This work presents the development of a BiCMOS process which
meets the requirements of an analog/digital system. The opening
section describes the benefits of a BiCMOS process, followed by a
general description of basic BiCMOS circuit operation. Several
applications of a BiCMOS process are reviewed, including the
realization of BiCMOS in analog/digital systems. The development
of the analog/digital BiCMOS process is then presented, followed by
a device characterization section which describes each device
structure and performance capabilities. Utilizing the services of
the RIT microelectronics factory to fabricate integrated circuits
designed in the BiCMOS process is then discussed. Finally, the
details of an integrated test chip, which was designed to define
the performance of the BiCMOS process, is presented.
2. Benefits of BiCMOS
Advances in BiCMOS technology have been driven by the circuit
performance advantages that a BiCMOS design borrows from the
bipolar and CMOS families. The advantages which BiCMOS offers is
seen in digital, analog, and mixed-mode systems.
Digital BiCMOS designs are motivated by the speed of bipolar
drivers and the low power consumption of CMOS logic. CMOS circuits
offer full rail output swing, low power consumption, high packing
density, and effectively infinite input impedance. Limitations of
CMOS include poor load driving capability and high performance
sensitivity to temperature. Bipolar TTL and ECL design have better
load driving capability and improved stability over temperature
variations, while
sacrificing-
power consumption and packing
density. Digital BiCMOS can utilize a balance of bipolar and CMOS
logic to optimize speed and power consumption, tailored for the
application. ECL, TTL, and CMOS input and output level
translations are quick and efficient, providing an ideal solution
to the power/speed trade-off.
High performance BiCMOS processes with optimized vertical npn
bipolar transistors offer endless possibilities for new analog
design techniques. CMOS analog circuits have Improved in accuracy
and frequency response due to increased gain and simple level
shifting, allowing high performance analog circuits which are
compatible with dense digital logic circuits. However, for certain
applications, bipolar technologies offer many advantages. Bipolar
circuits can offer higher gain and speed, with lower noise than
alternate CMOS circuits. Unfortunately, incompatibility with MOS
circuit design techniques limits the applications of bipolar
technologies. BiCMOS technologies can overcome this obstacle,
making it possible to combine
high performance bipolar transistors
with MOS circuit design techniques.
3. BiCMOS Basics
A BiCMOS technology combines CMOS and bipolar structures on
the same integrated circuit. The simplest circuit where the
advantages of combining CMOS and bipolar devices together can be
seen in a basic BiCMOS inverter. Figure 3.1 shows a simple BiCMOS
inverter circuit with resistor discharge.
This circuit shows a CMOS inverter with added bipolar devices
to improve driving capability. The output of the inverter is at a
steady state high when the input is at a steady state low. The
PFET (Ml) is on, NFET (M2) is off, and NPN (Q2) is in cutoff. The
output will remain at the upper rail by (Ml) and (Rl). During the
transition of the input from a low to a high, PFET (Ml) turns off,
and NFET (M2) turns on. This allows charge on the output to flow
into the base of the bipolar transistor (Q2). The collector
current is the base current multiplied by the current gain of the
transistor, allowing quick discharge of the capacitive load. The
inverter will discharge through the bipolar transistor until the
output drops below the turn-on voltage of Q2, turning Q2 off. The
output will continue to discharge, at a much slower rate, to the









During the transition of the input from a high to a low, NFET
(M2) turns off, NPN (Q2) remains cutoff, and PFET (Ml) turns on,
providing current to flow into the base of (Ql). The collector
current is again the base current multiplied by the current gain of
the transistor, rapidly pulling up the load until the base of (Ql)
reaches the upper rail. The output of the inverter will continue
to rise to the upper rail through the resistor (Rl). The
additional bipolar transistors greatly increase the driving
capability of the gate. [1]
Figure 3.2 shows a more practical circuit with transistor
discharge. This device does not offer the full output voltage
swing of standard CMOS gates. it does however offer faster











4. Applications of BiCMOS
BiCMOS technology has applications in almost any system where
speed and power are both of concern. A Bipolar technology
optimized for speed will almost always be faster than a BiCMOS
technology. However, in applications where a finite power budget
exists, BiCMOS can apply the power where it is required. BiCMOS
also allows the improvements of CMOS circuits without the negative
impacts of scaling down CMOS. This means lower chip cost with
better performance. BiCMOS technology can take advantage of any
advances in CMOS and/or Bipolar technology, offering improvements
in many areas of operation.
BiCMOS technology shows many performance improvements when
used in I/O intensive applications. ECL, TTL, and CMOS input and
output level transitions are quick and efficient, thus
demonstrating performance improvement capabilities in memories,
semi-custom, microprocessors, smart-power, and analog/digital
systems.
In memories, BiCMOS provides higher speed than CMOS with
equivalent packing densities, plus ECL I/O capability. Deciding
which gates to implement in Bipolar vs CMOS is power/speed budget
management. Recent introductions have produced BiCMOS SRAMS which
utilize high speed Bipolar ECL for decoding, sensing, and output
drivers, and a BiCMOS memory cell. [2,3]
BiCMOS offers similar advantages in semi-custom applications.
BiCMOS provides low power and high density, with high performance
and I/O flexibility. Gate array architectures and circuit
techniques now include both bipolar and CMOS in internal cells.
This provides excellent drive capability to the CMOS functions,
while maintaining low power consumption. [4,5] BiCMOS also offers
several enhancements to microprocessor performance. The areas of
improvement are reducing delays through critical paths, reducing
clock skews, and increasing I/O throughput.
Smart power is a high current application of BiCMOS. The
smart power device is an ASIC which combines signal processing and
control logic on the same chip as the drive circuitry. By
consolidating logic functions and drivers previously implemented
with standard logic components and discrete power devices, the
smart power device saves valuable board space, reduces interface
components, and offers higher reliability while reducing system
power supply. This also permits greater flexibility by allowing
designs to be optimized for the particular application. Smart
power devices can be utilized in many areas such as cameras,
copiers, printers, and various small DC motors. [6]
There are several applications for BiCMOS in analog/digital
systems. [7,8] BiCMOS utilizes the advantages of both CMOS and
bipolar technologies by crossing the analog/digital boundary on a
single chip. [9,10] The lower power and high density of CMOS makes
it the logical choice for digital signal processing, which uses up
most of the area of the chip. A smaller portion is devoted to
analog processing needed to interface the outside. Switched
capacitor circuit technology in the late 1970 's caused a shift to
analog CMOS for telecommunications, data conversion, and filter
applications. However, bipolar technology still holds numerous
advantages in areas of classical analog circuits, such as
operational amplifiers and regulators. An analog/digital
mixed-
mode BiCMOS system bridges the gap allowing process and circuit
boundaries to be crossed. This application leads to the most
efficient use of silicon in a complex system.
5. PROCESS DEVELOPMENT
The challenge of process development is to evolve a BiCMOS
process which meets the requirements of an Analog/Digital system,
while minimizing process complexity and maximizing compatibility
with the established process. The presented BiCMOS process uses
RIT's N-well CMOS process as a baseline, while integrating the
process steps necessary to create the bipolar structures. TMA
SUPREM III 1-Dimensional Process Analysis Program was used to model
the process (see appendix A). Process simulation as well as RIT's
processing history are used as guidelines, keeping process latitude
and manufacturability as important issues. The following is a step
by step description of the designed BiCMOS process.
5.1 SUBSTRATE
The substrates used are P-type boron 5 ohm-cm <100> silicon 4
inch wafers. The wafers are backside scribed, and the monitors are
tested with a 4-pt probe to confirm resistivity. The wafers go
through an industry standard RCA clean, which removes organic and
metallic contaminants. The wafers next go to oxidation.
5.2 BURIED LATER
The buried layer in an analog/digital BiCMOS provides several
functions. It provides a low resistance collector for the NPN's.
It also prevents latch-up in CMOS circuits.
5.2.1 BLOCKING OXIDE
A blocking oxide is grown for the patterned buried
layer.
This oxide prevents the diffusion of arsenic from entering the
silicon. With the arsenic spin-on source and the drive-in used,
the oxide should be at least 5000A [11]. This oxide is grown using
steam at 1000C for 180min, with a target thickness of 6400A. The
oxide is now patterned. The first masking level is the buried
layer which patterns the blocking oxide, opening windows in the
resist to allow etching of the blocking oxide.
5.2.2 ARSENIC SPIN-ON GLASS
A BHF (buffered hydrofluoric acid) etch is done for 9 min
(assuming an etch rate of 800A/min plus 20% overetch) to remove the
oxide in the open areas. The resist is then removed in an oxygen
plasma ash. An RCA clean is done immediately before the spin-on
glass is applied to prepare a hydrophilic surface on the wafer.
The final clean before the rinse should be a HC1/H202/H20 mixture
which slightly oxidizes the surface, making the surface attractive
to water. This allows the glass to spin on evenly without surface
striations and imperfections.
The arsenic source for the buried layer is Emulsitone
Arsenosilicafilm standard grade, Co=lE20cm-3. The solution is
applied to the entire surface of the wafer to insure maximum
uniformity. The wafers then spin at 4000rpm for 20sec. The film
must be cured at 200C for 15min before drive-in. This hardening of
the film will yield flat junctions. [12]
5.2.3 BURIED LAYER DRIVE-IN
The drive-in of arsenic from the As glass to the silicon is
performed at 1200C for 60min in an ambient of 90% N2 and 10% 02
using appropriate temperature ramping. The oxygen in the ambient
aids in the diffusion of As due to the mechanism of oxidation-
enhanced diffusion. [13] (See figures 5.1 & 5.2) During this
drive-in there is an interface formation of an arsenic-oxide-
silicide, which is not easily removed. The temperature is ramped
down to 1050C, and a 15min steam oxidation is implemented to break
up and remove the interface. The arsenic glass is then removed in
a 2min timed BHF etch. It is important not to overetch the
blocking oxide at this point.
A sacrificial oxide and anneal is done to lower the arsenic
concentration at the surface and improve the surface integrity,
removing defects. The oxide is grown in steam at 1000C for 15min.
Temperature is then ramped up to 1100C and an inert anneal is done
for 120min. This grows approximately 2000A of oxide in the buried
layer regions. This oxide is then removed with a 3min timed BHF
etch. A complete etch is not done because the remaining blocking
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oxide is used to create alignment marks for further masking levels.
The buried layer formation is confirmed by electrically testing a
control wafer with a 4pt probe, verifying a sheet resistance of
approximately 12 ohms/sq.
5.2.4 ALIGNMENT TO BURIED LATER
Although there is a step difference in the silicon between the
doped and non-doped regions due to the oxide growths, this may not
be adequate for alignment optics in lithography. The next masking
level is used to open a window around the alignment mark designed
in the buried layer mask. A RIE is then done to etch the alignment
mark deep into the silicon. The RIE conditions are SF6/02 10:1
ratio, 75W, 75mT for 3min. This process is extremely selective to
the silicon. The resist is then
.'removed,
and a BHF etch is done to
completely remove the remaining oxide. An RCA clean is done to
ensure the cleanest possible surface before epitaxial silicon
growth .
5.3 EPITAXY GROWTH
The choice of epitaxial layer resistivity and thickness
impacts the characteristics of both bipolar and CMOS devices. By
choosing the resistivity to be the same as the P-type substrate and
retaining the N-well of the baseline CMOS process, the CMOS
device
performance can be maintained. There are however other factors in
determining the epitaxial layer thickness. These factors include
N-well junction depth, N-well doping level, N+ buried layer
up-
diffusion, epi removal through oxidation, device requirements and
operating voltages. [14]
The epi layer thickness along with the n-well drive-in are the
main variables in determining BVcbo, the base-collector reverse
bias breakdown voltage. As the epi layer thickness is reduced, the
vertical distance between the base and buried collector diffusion
is reduced, lowering BVcbo. In analog systems a high
BVcbo is
required due to higher operating voltages than in digital systems.
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A P-type boron doped 5 ohm-cm epitaxial silicon layer with a
thickness of 7 microns is chosen (see fig 5.3). The resistivity is
the same as that used with the baseline CMOS process. The
thickness chosen accommodates the CMOS n-well drive in, and is also
appropriate for the N-well bipolar process. SUPREM simulations
demonstrate the As updiffusion during the well drive-in, confirming
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After the epi layer growth, the n-well is formed. N-well
lithography aligns to the buried layer alignment marks. This is a
different mask than the buried layer mask, due to some areas which
have the well, but not a buried layer (substrate PNP device).
Windows are opened up in the resist for the n-well implant.
5.4.1 IMPLANT / DRIVE-IN
RIT has a low current implanter, and the well implant is low
dose / low energy with an extended drive-in. Phosphorous is
implanted with a dose of 3el2 cm-2 at an energy of 150KeV. After
the implant, the resist is removed and the wafers go through an RCA










The drive-in is at 1150C for a total time of 20 hours. A
30min dry oxide cap is used before the inert drive-in. This long
time / high temperature drive-in serves two main functions. First,
the well must be driven down to meet the buried layer. The buried
layer simultaneously diffuses upward, creating the profile seen in
fig 5.5 . Second, the surface concentration of the well must be
low enough for PMOS devices. If the surface concentration of the
well is too high, the breakdown voltage between the PMOS
source/drain and the well will be lower than operating voltage
levels.
After the drive-in, a BHF etch is used to remove the capping
oxide. Junction depth is verified by using the groove & stain
method on a monitor wafer. The target junction depth on the
monitor without a buried layer is 4 microns. Sheet resistance
measurements also verify contact to the buried layer. The target
for a monitor with and without a buried layer is 8 ohms/sq and 3500
ohms/sq
respectively. See figures 5.5 & 5.6 .
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This process uses LOCOS (localized oxidation of silicon) as a
device isolation technique. LOCOS uses Silicon Nitride (S13N4) as
an oxidation barrier to selectively oxidize a silicon surface.
This allows a thick oxide to be grown over field regions. A
channel-stop implant is also done in the field regions outside of
the n-well to increase the threshold voltage of field oxide
devices. The thick field oxide along with the channel-stop implant
insure no parasitic field oxide device action.
5.5.1 PAD OXIDE / CVD NITRIDE
Before silicon nitride is deposited onto the wafers, a thermal
Si02 layer is grown. The function of this layer, or pad oxide, is
to reduce stress between the silicon substrate and the deposited
nitride film. [15] This oxide is grown at 950C in dry 02 for 90
min, with a target thickness of 400A.
A 2500A silicon nitride film is deposited on the wafers. This
is used as a barrier against oxidation during the field oxide
growth. This nitride also blocks the channel stop implant from
entering the active NMOS areas (see fig 5.8). The energy of
the
channel stop implant determined the necessary
thickness of the
nitride film.
5.5.2 ACTIVE AREA DEFINITION
The active area lithography patterns the nitride layer (see
fig 5.7). This layer aligns to
the buried layer, and also has
alignment marks in its design. All subsequent layers will align to
the active level. Windows are opened to
define the field regions.
The pre-field nitride etch is done in an SF6
plasma. A one minute
BHF etch is done to remove the pad oxide in the opened
windows.
The resist is removed and the wafers go
through an RCA clean for
the next lithographic step. The active
level resist is not a
suitable mask to block the channel-stop implant
because field
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The channel-stop mask level uses the reverse tone of the n-
well mask. This provides a resist pattern which will protect the
well regions from the channel-stop implant (see fig 5.8). Boron is
implanted with a dose of 4E13 cm-2 at an energy of 50KeV. This
will raise the field threshold voltage to approximately 10 volts.
The resist mask is removed and the wafers go through an RCA clean
for the field oxide growth.
5.5.4 FIELD OXIDE
The field oxide is grown at 1000C in steam for 360min to
produce a 10000A film. The thickness of the field oxide is
important, and timed etch steps to remove sacrificial oxide films
will also reduce the field oxide thickness. The temperature is
kept at 1000C to minimize the Kooi effect. The Kooi effect is the
formation of a residual nitride at the pad oxide - silicon
interface under the nitride protected areas. This is formed by
ammonia (NH3) being released from the reaction of H20 and the
masking nitride during the field oxide growth. The NH3 diffuses
through the pad oxide and reacts with the silicon substrate to form
spots of S13N4. [16] A sacrificial oxide (Kooi oxide) grown and
removed before growing the final gate oxide will remove any
residual nitride.
The post-field nitride etch is done by doing a 30sec BHF etch,
to remove the oxynitride formed at the nitride surface, followed by
a SF6 plasma etch. A 1 min timed BHF etch is then done to remove
the pad oxide from the active areas. An RCA clean is done for the
next process step.
5.5.5 KOOI OXIDE
The sacrificial Kooi oxide is grown in steam at 925C for 35
min, with a target thickness of 930A.
The Kooi oxide must be grown
in steam to effectively break up the residual nitride. This oxide
will remain as a screen oxide during the MOS Vt adjust implants and
the NPN base implant.
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5.6 Vt-ADJUST / BASE IMPLANTS
The P-channel and N-channel threshold adjust implants both
have separate masking levels. RIT's processing history shows a
very high effective interface charge (Qo = approx. Iel3 cm-2) which
shifts threshold voltages in the negative direction. This shift is
due to interface trap charges, oxide fixed charges, and oxide
trapped charges. Mobile ionic charges also are quite high (sodium
contamination) which can cause Qo to change depending upon the
externally applied voltage and the temperature. [17] Relatively
high dose Vt-adjust implants are required to achieve +/- 1 volt
threshold voltages. The N-channel Vt-adjust implant raises the
NMOS threshold voltage from approximately -1 volt to +1 volt, and
the device acts as a surface channel device. The P-channel Vt-
adjust implant causes the
PMOS.'
transistor to act as a buried




















The wafers go through an RCA clean, and the P-channel
lithography is done using the Vt-adjust masking level. This is
necessary to mask the lateral PNP regions, otherwise resulting in
a short between the emitter and collector. The Vt-adjust mask does
not, however, block the n-channel active area. Boron is implanted
into the channel regions with a dose of 2.2E12 cm-2 at an energy of
35KeV. The resist mask is removed and the wafers go through an RCA
clean. The N-channel lithography is done using the reverse n-well
mask, which is the same as the channel-stop level. Additional
boron is implanted only into the NMOS active regions, with a dose
of 2.8E12 cm-2 at an energy of 35KeV. This completes the NMOS
threshold adjustment with a total dose of 5el2 cm-2. The resist
mask is removed and the wafers go through an RCA clean (see fig
5.9). The NPN base lithography is done using the base masking
level. The base implant is Boron with a dose of 1.3E14 at an
energy of 60KeV (see fig 5.10). After activation from the gate
oxide growth, the base extends approximately one micron into
the n-
well (see fig 5.11). The base sheet resistance target after
activation is 500 ohms/sq. The resist mask is then removed and the
Kooi oxide is removed in a 90 sec timed BHF etch, followed by an
RCA clean. (See Appendix C for complete mask sequence description)
5.7 CHANNEL REGIONS
5.7.1 GATE OXIDE
The gate oxide is grown in dry 02 + HC1 (approx. 3%) at 1000C
for lOOmin. The target thickness for the gate oxide is 675
angstroms. It is important that the gate oxide is of the best
quality possible. The
HC1 provides chlorine which has two main
effects during oxidation. The first
effect is an increase in the
oxidation rate of silicon. The second effect
is improved device
characteristics. Chlorine enhances several material
properties of
the Si02, including: A reduction
of the mobile charge in the
oxide; an increase in
the lifetime of minority carriers in the
underlying silicon;
a reduction in the number of oxide defects,
which results in increased oxide breakdown strength;
a reduction in
the interface and fixed charge density; and a
reduction in the
number of oxidation induced stacking
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6000A of polysilicon is deposited by CVD. A phosphorous spin-
on glass is used to dope the polysilicon highly n-type. The anneal
is a 1000C inert drive-in for 15 min. This provides a polysilicon
Rs of approximately 25 ohms/sq, and single work- function CMOS.
After the drive-in, a short 30sec BHF etch is done to remove the
spin-on glass. The polysilicon is patterned with the poly masking
level, and an SF6 + 02 polysilicon RIE is done to form the gates
(see fig 5.12). After RIE, the resist mask is stripped. The gate












5.8 SOURCE/DRAIN - EMITTER
5.8.1 P+ SELECT
The wafers go through an RCA clean. The P+ select lithography
is done using the P+ select mask level. The implant is boron with
a dose of 4el5 at an energy of 60KeV through the gate screen oxide
(see fig 5.13). This implant serves the following functions: PMOS
source/drain areas; NPN extrinsic base contact; and lateral PNP
emitter/collector. (See figures 5.15 & 5.16). This implant
provides low resistance paths in each of these devices, with a
target sheet resistance of 40 ohms/sq. The implant does go into
the PMOS gate polysilicon, but the boron dose is negligible to the
amount of phosphorous which is in the poly-Si from the spin-on
dopant. This maintains a single .work function CMOS.
FIG 5.13
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The resist is removed and the wafers go through an RCA clean.
The N+ select lithography is done using the N+ select mask level.
The implant is phosphorous with a dose of 4E15 cm-2 at an energy of
lOOKeV through the gate screen oxide (see fig 5.14). This implant
serves the following functions: NMOS source/drain areas; NPN
emitter; NPN collector well contact; lateral PNP base contact (see
figures 5.15 & 5.17). This implant provides low resistive paths in
each of these devices, with a target sheet resistance of 30
ohms/sq. The implant does go into the NMOS polysilicon gate, but
the additional phosphorous is negligible to the amount of
phosphorous which is in the poly-Si from the spin-on dopant.
FIG 5.14
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5.9 PASSIVATION / METAL
The badly damaged exposed gate oxide is removed with a short
timed 1 min BHF etch. The wafers go through an RCA clean, then a
passivation oxide at 950C in dry 02 for 10 min, followed by 10 min
inert ambient which serves to anneal the source/drain implants.
6000A of Low temperature oxide (LTO) is then deposited by CVD.
Contact lithography is done, opening windows in the resist to allow
the LTO to be etched. The contact cuts are etched in BHF, through
both the LTO and the thin thermal passivation oxide. The resist is
removed, and the wafers go through a pre-metal RCA clean.
Aluminum is sputter deposited at a thickness of 8000A. The
metal is sintered in forming gas (H2N2) for 20 min at 450C. This
is to insure any interface layers that exist between the metal and
the Si are consumed by a chemical reaction, allowing the metal and
Si to come into intimate contact through interdif fusion. [19] The
metal is then patterned by lithography and etched, either by wet
chemical or RIE. A thick (9000A) LTO is deposited as a passivation
dielectric. Bonding pad lithography and etch is done, and the
wafers are ready for TEST. Complete CMOS and Bipolar cross














With the addition of masking levels and further processing,
the designed process can be improved. There are, however, some
improvements which can be made with minimal process complexity.
5.10.1 N+ Collector Plug
With the addition of a masking level, an N+ collector plug
could be added which would decrease the series collector resistance
between the N+ collector contact and the buried layer. This would
be implemented after the n-well had been partially diffused. The
N+ collector heat cycle would complete the n-well drive-in. [20]
The layout of the device would also have to be altered to account
for the lateral diffusion of the N+ collector plug.
5.10.2 Punchthrough Implant
As the channel lengths of mosfets continues to decrease,
punchthrough becomes a major concern, increasing the subthreshold
IDS of the device. Punchthrough current flows below the surface of
the channel, due to the merging of the source/drain depletion
regions. To prevent punchthrough current in short-channel devices,
the substrate doping can be increased to decrease the source/drain
depletion layer widths. [21]
A punchthrough implant for the NMOS device can be implemented
immediately after the channel stop implant without any additional
masking levels. A low dose boron implant can done at a high energy
to get into the active areas of the NMOS device, through the LOCOS
nitride and pad oxide. This implant will increase the substrate
doping without changing the surface of the channel region. [22]
5.10.3 LDD Structure
A lightly doped drain structure lowers the maximum electric
field at the drain end of the mosfet, thus reducing performance
degradation due to hot carrier effects. The designed process uses
phosphorous as the dopant for the NMOS source/drain implants. A
short anneal activates the phosphorous, but also forms an abrupt
junction between the drain and the substrate. A double-diffused
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drain can be implemented with the use of both arsenic and
phosphorous to form the drain structure.
A phosphorous LDD implant can be done at a relatively low dose
(approximately lel4 cm-2) into the open N+ select windows. A high
dose of arsenic then follows the phosphorous. The arsenic can be
implanted or, due to RIT's processing limitations, applied by a
spin-on glass source. The activation anneal will cause the
phosphorous to diffuse further under the gate than the arsenic.
This will provide a lightly doped section of the drain at the edge
near the channel. The voltage drop is now shared by the drain and
the channel, instead of dropping almost totally across the lightly
doped channel region. This will lower the electric field, and thus
prevent hot-electron effects. [23]
5.10.4 Poly Resistors and Capacitors
Both polysilicon resistors and capacitors can be integrated
into the designed process. The polysilicon gate masking level
(POLY 1) can include low sheet resistance polysilicon to remain in
field regions to form the bottom plate of capacitors. After
patterning of POLY 1, an interlevel dielectric (ILD) is formed,
using either an oxide (RIT's LTO process) or an oxide/nitride
combination. A second polysilicon layer is deposited (POLY 2)
which will serve as the top plate of capacitors, and high sheet
resistance polysilicon resistors. A resist mask is used to protect
the resistor, while the remainder of the polysilicon is doped
highly n-type, forming the capacitor top plates and resistor
contacts. The resist mask is removed, and another resist mask is
used to pattern the capacitors and resistor structures. [24] (See
figure 5.20)
5.10.5 Multi-level Metal
A multi-level metal process exists at RIT which utilizes a CVD
low temperature oxide (LTO) as an interlevel dielectric. This
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The devices were designed to meet the needs of an
analog/digital BiCMOS process. A 10 volt power supply is generally
preferred over 5 volts for analog circuits, while 5 volt supply is
ideal for digital applications. The bipolar devices were designed
to meet the requirements of a 10 volt analog system, optimizing the
vertical NPN and lateral PNP devices. The CMOS devices were
designed to remain consistent with the current baseline N-well CMOS
process, allowing already existing circuit designs to be produced
with the same standard cell library.
6.1 BIPOLAR DEVICES
6.1.1 VERTICAL NPN BIPOLAR TRANSISTOR
The most difficult process design challenge was to optimize
the vertical NPN transistor while maintaining process simplicity
and compatibility with the baseline CMOS process. The NPN
transistor was designed with several features attractive to an
analog process . Figure 6 . 1 shows the complete NPN vertical
profile.
The N+ arsenic buried layer provides a low resistance
subcollector. Device dimensions and circuit performance
requirements make it necessary to minimize the collector
resistance, which has a large effect on propagation delay of a
BiCMOS gate under heavy capacitive loading. The sheet resistance
of the subcollector is around 12 ohms/sq.
A 7 micron epitaxy is chosen to meet analog voltage levels,
and account for buried layer up-dif fusion during the N-well
drive-
in. The epi thickness determines the vertical distance between the
base and buried collector, which controls BVcbo and BVceo. Figure
6.2 shows the space charge regions at 10 volt reverse bias, showing
that punchthrough will not occur regardless of the voltage








DEPLETION WIDTHS WITH 10V REVERSE BIAS
T" i f^-i i i
'


















The emitter of the NPN is implanted, which maintains process
simplicity and is easily integrated into the baseline CMOS process.
The emitter is highly doped and yields a sheet resistance of 30
ohms/sq. The n+ implant is also used to contact the n-well
collector to insure a low resistive ohmic contact.
The base of the vertical NPN was optimized to balance the
trade-offs between gain, fT (unity gain frequency), and breakdown
voltages. The base width is designed to be .7 microns. The SUPREM
simulation shows the integrated emitter and base Gummel numbers,
and a calculated beta of 150. The p+ select implant is used as an
extrinsic base implant to provide a low resistance path to the base
of the transistor.
The calculation of beta is an approximation using the
emitter/base gummel number ratio t*
where 5% of the degenerate emitter Gummel is used as an effective
emitter Gummel number. [25]
The BVceo is related to BVcbo by the gain (h_._.) of the
transistor and an avalanche breakdown factor by the equation:
[26]
n is typically 4 (3-6)
For a 10 volt operation, a BVceo > 10 volts is preferred. The
estimated gain of the vertical NPN is 150. These conditions would
require BVcbo to be approximately 35 volts.
The unity gain frequency f is estimated at medium current




Using a diffusion constant of
electrons in the base of 20 cm2/s and
a base width of .7 microns, an fT of approximately 1 GHz is
calculated.
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6.1.2 LATERAL PNP BIPOLAR TRANSISTOR
The lateral PNP transistors have a number of improvements over
the current bipolar process at RIT. These enhancements should
demonstrate improved performance.
The N+ buried layer improves transistor gain and frequency
response of the lateral PNP device by two methods. First, the base
resistance is reduced. Second, the effects of a parasitic
substrate PNP vertical transistor are greatly decreased.
The upward slope of the N+ buried layer sets up an electric
field which will be directed upward to the surface of the silicon.
The holes which enter the base are repelled by this electric field,
and the holes will enter the collector instead of escaping into the
substrate [28].
The layout of the lateral PNP devices includes a collector
ring around the emitter. This will improve the current gain of
the
transistor. The testchip includes a lateral PNP array which varies
the designed mask basewidth. Testing the PNP structures will
determine which designed mask basewidth yields a working device.
To model the lateral PNP device, a 2-dimentional simulator is
necessary, such as TMA SUPREM-IV.
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6.1.3 VERTICAL SUBSTRATE PNP TRANSISTOR
The vertical substrate PNP transistor is a bonus device which
uses the P+ select implant as the emitter, the n-well as the base
and the substrate as the collector. This transistor is not
optimized, nor is it isolated. However, this device is useful in
emitter- follower circuits where the collector is grounded [29].
Figure 6.3 shows the impurity cross section of the substrate PNP
device.
SUBSTRATE PNP VERTICAL PROFILE






The CMOS structures have the advantage of a n+ buried layer
over the baseline CMOS process. Latch-up is a phenomenon that
establishes a very low resistance path between the Vdd and Vss
power lines, allowing large currents to flow through the circuit.
The n+ buried layer reduces the possibility of latch-up during
circuit operation. [30]
A p-type epitaxial silicon layer of the same resistivity as
the starting substrate was used, maintaining device consistency
with the baseline CMOS process.
Drain/Source to substrate breakdown voltages were designed
above the voltage supply rails. This was controlled by keeping the
doping concentration in the active areas low.
The NMOS transistor is designed as a surface channel device
with a threshold voltage of +1 volt. The PMOS transistor is
designed as a buried channel device with a threshold voltage of
-1 volt.
6.2.1 NMOS TRANSISTOR
The NMOS transistor active area cross section is shown in
figure 6.4 . The threshold adjust implant raises the surface
concentration of the channel region, therby raising the threshold
voltage to 1 volt. Figure 6.5 shows the extrapolated threshold
voltage from the electron conductance vs. applied gate potential
curve .
Figures 6.6 and 6.7 show the hole and electron concentration
contours over an applied gate voltage range of zero to 2 volts.
This demonstrates the formation of the n-channel as the applied
voltage increases.
Figure 6.8 shows the n-channel potential contours across the
gate oxide, inversion layer, and depletion region to the bulk
silicon. The potential drops quadratically in the depletion
region, between the inversion layer and the bulk silicon. This is
due to the constant doping of the silicon in this region.
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The electric potential is related to the charge density by
Poisson's equation: [311
dx*
The charge density is constant over the depletion region, which
causes the potential to behave quatratically. The electric field
is given by the following equation:
dx
which behaves linearly. The electric field contours are shown in
figure 6.9 . The electric field across the oxide is not plotted on
the SUPREM plot due to the discontinuity in the magnitude of the
electric field at the oxide / inversion layer boundary because of
the change in permittivity.
6.2.2 PMOS TRANSISTOR
The PMOS active region is shown in figure 6.10 . The
threshold adjust implant causes the PMOS transistor to operate as
a buried channel device. This offers a threshold voltage of -1
volt with adequate subthreshold characteristics.





Figure 6.11 shows the PMOS transistor extrapolated threshold
voltage from the hole conductance vs. applied gate potential curve.
Figure 6 . 12 plots the concentration of hole carriers over distance
at applied gate potentials ranging from -.8 volts to -5 volts.
This illustrates the formation of the buried channel.
At a gate potential of zero, there are no holes available for
conduction. Even though the surface of the channel appears to be
"p-type", the holes are depleted from the surface. As the gate
voltage approaches the threshold voltage (-1 volt) the carrier
concentration increases in the silicon below the surface instead of
at the surface, as in the NMOS device. The
"undepleted"
region can
conduct current when it is part of the PMOS transistor. [32] Hole
conduction begins in the buried channel, and extends upward to the
surface as the gate potential is increased. Figures 6.13 and 6.14
show the electron and hole concentration contours over an applied
gate potential range of zero to -2 volts.
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Figure 6 . 15 shows the P-channel potential contours plotted
versus distance. This plot is generated by SUPREM, which is able
to solve Poisson's equation point by point in the one dimensional
analysis. [33] Figure 6.16 shows the electric field contour at a
constant gate potential of -1.6 volts. Starting at the silicon
surface, the electric field direction is positive, in the direction
downward from the surface. This field is due to the depletion of
hole carriers from the surface region under the gate. In the
buried channel region, the electric field goes to zero. An
opposing field is set up by the p-n junction between the p-type Vt
adjust region and the n-well, which maintains the hole carriers in
their buried channel position.
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7. MANUFACTURING
The BiCMOS process was designed such that manufacturing can be
done exclusively at the microelectronic facility at RIT. All of
the maskmaking is done at RIT on a Perkin-Elmer MEBES. Lithography
is done on GCA 5x steppers. All hot processes and CVD steps are
performed at RIT with the exception of epitaxial silicon growth,
which must be contracted outside.
The RIT factory is a student run facility which processes
different technologies through defined operations. The process
operations are defined by WIPTRACK, which is the tracking system
used to manage the advancement of product, and provide data
collection for each operation. The entire designed BiCMOS process
is entered into the WIPTRACK system and can utilize the processing
services provided by the factory.
Each lot of product should be under the supervision of a
process engineer to insure correct processing. A process engineer
is also needed to implement on-the-fly process alterations which
may be necessary due to deviations from predicted processing
results. Operators will process each lot of product following the
routing on WIPTRACK. The lots go through the processing steps with
data collection at each operation.
A lot is started into the system with device, control, and
monitor wafers . Device wafers are those which are patterned and
receive all processing steps. Monitor wafers are used to monitor
a specific operation and will demonstrate the performance of the
processing equipment. Control
wafers are used to measure process
parameters over several or all of the process steps, and results
can be compared to process modeling.
A control wafer scheme is implemented which will enable
measurements for each processing step (see appendix B) . The
control wafers are blanket wafers which represent the structures of
actual devices. Measurement data is entered real-time into
WIPTRACK, and action can be taken
based on this data. The
measurements taken on the control wafers give the process engineer
the feed-forward information required to make process adjustments
as necessary to produce
the desired device structures.
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8. Test Chip Design
The addition of a BiCMOS process brings with it the challenge
of circuit simulation. Neither ordinary analog simulators nor
logic simulators can be used directly to analyze mixed
analog/digital circuits. A mixed-mode simulator is required to
bridge the gap between a logic simulator and a circuit simulator to
accurately model full-custom circuits with analog and digital
components. [34]
A test chip was designed which provides several test
structures. Test measurements will characterize device parameters
and demonstrate the performance of the designed BiCMOS process.
The test chip that was designed was a modification of an existing
n-well CMOS test chip at RIT. [35] The layout designs for the test
chip were done on an Apollo workstation using Mentor Graphics
ChipGraph. A new BiCMOS process definition was created due to the
increase in masking levels (see Appendix C) . The test chip
consists of several test structures, individual device structures,
and small test circuits.
8.1 Test Structures
The test structures were designed to fully characterize each
processing level. The structures include
the following:
Van der Pauw / Resistor structures
Kelvin X-bridge contact structures
Contact test array
Metal / Poly test structures
Capacitance structures
Latch-up structures
MOSFET and Bipolar devices
Inverters
Ring Oscillator
These structures will be measured at the test area in the
microelectronic facility using an HP 4145 analyzer. Using various
testing conditions, all
bipolar and MOS device parameters can be
extracted. Designs and layouts are shown in appendix D.
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8.2 Test Circuits
Test circuits will demonstrate the performance of each
seperate technology (bipolar and CMOS) as well as the BiCMOS








Each test circuit was simulated with Accusim on the Apollo
workstation, utilizing the device parameters from the established
bipolar and CMOS processes at RIT. Circuit designs, layouts, and
simulations are shown in appendix D.
The layout of each circuit is contained with a standard 12 pad
structure. The HP4145 analyzer can be used with a probe card,
which can be placed directly onto the 12 pad structure. This
layout is very convenient when going from circuit to circuit, and
greatly increases testing speed.
Several BiCMOS inverters were designed to make performance
comparisons and demonstrate BiCMOS functionality. These include
resistor discharge, transistor discharge, and push-pull output.
Two different push-pull output inverters were designed; one with a
lateral PNP, and one with a substrate PNP-
The other circuits will determine the performance of the
bipolar and CMOS processes within the BiCMOS process. The designed
process has several improvements over the established RIT bipolar




The development of an analog/digital mixed-mode BiCMOS process
is documented. The process meets the requirements of an
analog/digital system, while minimizing process complexity and
maximizing compatibility with the baseline RIT CMOS process.
The benefits of a BiCMOS process were discussed, illustrating
the performance and design advantages that a BiCMOS process can
offer. Several applications of a BiCMOS process were reviewed,
including the realization of BiCMOS in analog/digital
systems .
The development of the BiCMOS process was presented, analyzing
the process step-by-step. The integration of bipolar structures in
the baseline CMOS process was; illustrated. A process which
incorporates an epitaxial layer, subcollector, and other
modifications was developed, minimizing process complexity and
masking levels. One-dimensional process simulations were used to
show the different layers as they would be formed on the silicon
substrate. Possible process enhancements were also discussed.
Each device structure was characterized, including the MOSFETs
and the vertical NPN and lateral PNP bipolar transistors. Device
parameters were estimated based on simulation results and device
physics calculations. The NPN bipolar transistor was estimated to
have a A of 150, and an f_. of approximately 1 GHz. Breakdown
voltages were determined to meet the requirements of an analog
system. CMOS threshold voltages were designed to be
+/- 1 volt.
The n-channel FET is a surface channel device, while the p-channel
FET is a buried channel device. Device parameters match well with
that of the baseline CMOS process.
The method of manufacturing circuits designed in the BiCMOS
process utilizing the services of the RIT microelectronic factory
was presented. Also discussed was the lot tracking system and the
measurement scheme used to extract process parameters.
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The test chip design was presented. An integrated test chip
which includes bipolar, CMOS, and BiCMOS structures was designed to
fully characterize the BiCMOS process device and circuit
performance.
As BiCMOS rapidly becomes the technology of choice, it is
important that research continues in design and process to keep
up-
to-date with the microelectronic industry.
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SUPREM SIMULATION INPUT FILES
SIMULATION FOR VERTICAL NPN TRANSISTOR - 1
TITL THESIS PROJECT - KARL HIRSCHMAN - BURIED/EPI REGION
INITIALIZE <100> SILICON RESISTIV BORON=5 THICKNESSM . 0 DX=.02
COM ******************************************
COM ***** PROCESS START-UP *****
COM *********************************************************
COM ***** STEP#1 ***************************** ID01 - SCRIBE
COM ***** STEP#2 ************************** DE01 - 4PT PROBE
COM ***** STEP#3 ************************** CL01 - RCA CLEAN
COM ***** STEP#4 *************** BURIED LAYER BLOCKING OXIDE
DIFFUSION TEMPERATURE=1000 TIME=180 F.H20=2.5 F.N2=1
EXTRACT NAME=OXl LAYER=2 THICKNESS
COM ***** STEP#5 **************** BLOCKING OXIDE LITHOGRAPHY
COM ***** STEP#6 ******************************** ETCH OXIDE
ETCH OXIDE
COM ***** STEP#7 ************************* STRIP PHOTORESIST
COM ***** STEP#8 ************************* PRE-SOG RCA CLEAN
COM *********************************************************
COM ***** BURIED LAYER *****
COM *********************************************************
COM ***** STEP#9 **************************** SPIN-ON ARSENIC
COM DEPOSIT SOG
COM ***** STEP#10 ********** ARSENIC PRE-DEP FOR BURIED LAYER
DIFFUSION TEMP=1000 TIME=25 T.FINAL=1200 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=60 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=20 T.FINAL=1050 ARSENIC=1E20
COM - INCLUDE 15 MIN STEAM CLEAN-UP
COM ***** STEP#11
***************** REMOVE SOG (PARTIAL ETCH)
COM ETCH OXIDE (2 MIN TIMED)
COM ***** STEP#12
************************** SAC-OX / ANNEAL
DIFFUSION TEMP=1000 TIME=15 F.H20=2.5 F.N2=1
DIFFUSION TEMP=1000 TIME=10 T.FINAL=1100 INERT
DIFFUSION TEMP=1100 TIME=120 INERT
COM ***** STEP#13
***************************** SAC-OX STRIP




COM ***** STEP#14 ******************************* 4-PT PROBE
COM *********************************************************
COM ***** ALIGNMENT *****
COM *********************************************************
COM ***** STEP#15 ********************* BLOCKOUT LITHOGRAPHY
COM ***** STEP#16 ***************************** BLOCKOUT RIE
COM SF6/02 10:1 75W 75mT 3min
COM ***** STEP#17 *********************** ETCH OXIDE FOR EPI
ETCH OXIDE
EXTRACT NAME=Xj ACTIVE NET X. EXTRACT Y=0
ASSIGN NAME=Xjl N.VALUE=. 01*NINT( 100*gXj )
EXTRACT NAME=QBUR LAYER=1 NET ACTIVE X.MIN=0 X.MAX=@XJ1 INTEGRAL




EXTRACT NAME=RHO E. RESIST





PLOT ACTIVE BORON LINE=2 COLOR=2 ADD






























************************ PRE-EPI RCA CLEAN
COM ***** STEP#19
***************************** P EPI GROWTH
EPITAXY TEMPERATURE=1100 RESISTIV BORON=5 THICKNESS=7 . 0 TIME=10
PLOT ACTIVE NET LINE=1 COLOR=l




PLOT ACTIVE BORON LINE=2 COLOR=2 ADD














COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=BURIED_EPI .STR
STOP END OF BURIED_EPI SIMULATION
TITL THESIS PROJECT - KARL HIRSCHMAN - NWELL REGION
INITIALIZE STRUCTURE=BURIED_EPI . STR
GRID LAYER. 1 DX=.05 THICKNESS=15
COM *********************************************************
COM ***** N-WELL FORMATION *****
COM *********************************************************
COM ***** STEP#20 ********************************* RCA CLEAN
COM ***** STEP#21 ************************ N-WELL LITHOGRAPHY
COM ***** STEP#22 ***************************** NWELL IMPLANT
IMPLANT PHOSPHORUS DOSE=3el2 ENERGY=150
COM ***** STEP#23 **************************** NWELL DRIVE-IN
DIFFUSION TEMPERATURE=1150 TIME=30 DRY02
DIFFUSION TEMPERATURE=1150 TIME=1130 INERT
EXTRACT NAME=Xj2 ACTIVE NET X. EXTRACT Y=0
EXTRACT NAME=Doxl LAYER=2 THICKNESS




EXTRACT NAME=WELLRHO E. RESIST





PLOT ACTIVE BORON LINE=3 COLOR=3 ADD
PLOT ACTIVE PHOSPHORUS LINE=2 COLOR=2 ADD




















*********************** ETCH DRIVE-IN OXIDE
ETCH OXIDE
COM ***** STEP#25
**************** GROOVE & STAIN / 4PT PROBE
NPN - 4
COM *********************************************************
COM ***** LOCOS ISOLATION *****
COM *********************************************************
COM ***** STEP#26 **************************** GROW PAD OXIDE
DIFFUSION TEMPERATURE=950 TIME=90 DRY02
EXTRACT NAME=PADOX LAYER=2 THICKNESS
COM ***** STEP#27 ************************** DEPOSITE NITRIDE
DEPOSITION NITRIDE THICKNESS=.25
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=NWELL.STR
STOP END OF NWELL SIMULATION




GRID LAYER. 1 DX=.03 THICKNESS=10
COM ***** STEP#28 ****************** ETCH NITRIDE FOR FIELD
COM (NOT FOR ACTIVE REGION)
COM ***** STEP#29
************* NMOS FIELD THRESHOLD ADJUST
COM (MASKED)
COM ***** STEP#30
************************ GROW FIELD OXIDE










************************* GROW KOOI OXIDE
DIFFUSION TIME=50 TEMPERATURE=1100 DRY02
COM ***** STEP#34
********************** VT ADJUST IMPLANTS
COM ***** STEP#35
************************ NPN BASE IMPLANT
IMPLANT BORON D0SE=1E14 ENERGY=40
COM ***** STEP#36
************************* ETCH KOOI OXIDE
ETCH OXIDE
COM ***** STEP#37
************************* GROW GATE OXIDE
DIFFUSION TIME=30 TEMPERATURE=1100 DRY02
NPN - 5





com EXTRACT H. RESIST NAME=BSRHO
COM ***** STEP#38 ******************** DEPOSITE POLYSILICON
DEPOSITION POLYSILICON THICKNESS=.6 TEMPERATURE=600
COM ***** STEP#39 ******************************* DOPE POLY
DIFFUSION TIME=15 TEMP=1000 SS. PHOSPHOROUS INERT
COM ***** STEP#40 ************************** ETCH POLY SCUM
COM ETCH OXIDE
COM ***** STEP#41 ******************************* ETCH POLY
ETCH POLYSILICON
COM ***** STEP#42 ************************ pmos D/S IMPLANT
COM (MASKED)
COM ***** STEP#43 ********** NMOS D/S IMPLANT (NPN EMITTER)
COM (THROUGH GATE OXIDE)
IMPLANT PHOSPHOROUS DOSE=4E15 ENERGY=100
COM ***** STEP#44 ************** d/S ANNEAL - CAPPING OXIDE
DIFFUSION TEMPERATURE=950 TIME=10 WET02
DIFFUSION TEMPERATURE=950 TIME=10 INERT
COM ***** STEP#45 ********************** SPIN ON GLASS CURE
COM DIFFUSION TEMPERATURE=1000 TIME=20 INERT
COM (EXTRA TIME FOR FURTHER EMITTER DRIVE-IN IF NECESSARY)
COM DIFFUSION TEMPERATURE=1000 TIME=30 INERT
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=ZNPN_SBC.STR
STOP END OF BASE/EMITTER SIMULATION
TITL THESIS PROJECT
- KARL HIRSCHMAN VERTICAL NPN (SBC)
INITIALIZE STRUCTURE=zNPN_SBC. STR
ETCH OXIDE





EXTRACT E. RESIST NAME=RHOSE MIN.REGI=3 MAX.REGI=3
NPN - 6












=Xjeb ACTIVE NET X. EXTRACT Y=0
=Xjbc ACTIVE NET X. EXTRACT Y=0 X.MIN=eXJEB+.05
=Xjcs ACTIVE NET X. EXTRACT Y=0 X.MIN=8XJBC+.05
BWD N.VALUE=0.001*NINT(1000*(XJBC-eXJEB))
=INTB NET ACTIVE X.MIN=gXJEB X.MAX=8XJBC INTEGRAL










PLOT ACTIVE BORON LINE=3 COLOR=3, ADD
PLOT ACTIVE PHOSPHORUS LINE=2 COLOR=2 ADD









































START . LE LX.F=1.7 LY.F=4.5E15









BIAS LAYER=1 REGION=l V=0
BIAS LAYER=1 REGION=2 V=-10
ABSCISSA
BIAS LAYER=1 REGION=3 V=0
END.ELECTRICAL
PLOT NET ACTIVE LINE=1 COLOR=l
+ TITL= "DEPLETION WIDTHS WITH 10V
REVERSE
BIAS"
+ BOTTOM=lE14 TOP=1E20 RIGHT=7
PLOT LINE=3 COLOR=3 ADD
FILE="BIAS10V.DAT"
ELECTRON
PLOT LINE=2 COLOR=2 ADD
FILE="BIAS10V.DAT"
HOLE
STOP END OF NPN_SBC_PLT
SIMULATION FOR P-CHANNEL MOSFET - 1
TITL THESIS PROJECT - KARL HIRSCHMAN - BURIED/EPI REGION
INITIALIZE <100> SILICON RESISTIV BORON=5 THICKNESSM . 0 DX=.02
COM *********************************************************
COM ***** PROCESS START-UP *****
COM *********************************************************
COM ***** STEP#1 ***************************** ID01 - SCRIBE
COM ***** STEP#2 ************************** DE01 - 4PT PROBE
COM ***** STEP#3 ************************** CL01
- RCA CLEAN
COM ***** STEP#4 *************** BURIED LAYER BLOCKING OXIDE
DIFFUSION TEMPERATURE=1000 TIME=180 F.H20=2.5 F.N2=1
EXTRACT NAME=OXl LAYER=2 THICKNESS
COM ***** STEP#5 **************** BLOCKING OXIDE LITHOGRAPHY





************************* PRE-SOG RCA CLEAN
COM
*********************************************************








********** ARSENIC PRE-DEP FOR BURIED LAYER
DIFFUSION TEMP=1000 TIME=25 T.FINAL=1200 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=60 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=20 T.FINAL=1050 ARSENIC=1E20
COM - INCLUDE 15 MIN STEAM CLEAN-UP
COM ***** STEP#11
***************** REMOVE SOG (PARTIAL ETCH)
COM ETCH OXIDE (2 MIN TIMED)
COM ***** STEP#12
************************** SAC-OX / ANNEAL
DIFFUSION TEMP=1000 TIME=15 F.H20=2.5 F.N2=1
DIFFUSION TEMP=1000 TIME=10 T.FINAL=1100
INERT
DIFFUSION TEMP=1100 TIME=120 INERT
COM ***** STEP#13
***************************** SAC-OX STRIP






COM ***** ALIGNMENT *****
COM *********************************************************
COM ***** STEP#15 ********************* BLOCKOUT LITHOGRAPHY
COM ***** STEP#16 ***************************** BLOCKOUT RIE
COM SF6/02 10:1 75W 75mT 3min
COM ***** STEP#17 *********************** ETCH OXIDE FOR EPI
ETCH OXIDE
EXTRACT NAME=Xj ACTIVE NET X. EXTRACT Y=0
ASSIGN NAME=Xjl N.VALUE=. 01*NINT( 100*Xj )
EXTRACT NAME=QBUR LAYER=1 NET ACTIVE X.MIN=0 X.MAX=gXJl INTEGRAL
ASSIGN NAME=AVG N.VALUE=(INT( 1E-17* (QBUR/XJ1*1E4 ) ) )*1E17
ELECTRICAL STEPS=1 ~PRINT
BIAS LAYER=1 V=0 . 0
END ELECTRICAL
EXTRACT NAME=RHO E. RESIST





PLOT ACTIVE BORON LINE=2 COLOR=2 ADD






























************************ PRE-EPI RCA CLEAN
COM ***** STEP#19
***************************** P EPI GROWTH
EPITAXY TEMPERATURE=1100 RESISTIV BORON=5 THICKNESS=7 .0 TIME=10
PLOT ACTIVE NET LINE=1 COLOR=l
+ TITLE="EPITAXY & N+ BURIED
LAYER" BOTTOM=lE14 T0P=1E21
+ Y.OFFSET=5 X.OFFSET=6.5
PLOT ACTIVE BORON LINE=2 COLOR=2 ADD















COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=BURIED_EPI .STR
STOP END OF BURIED_EPI SIMULATION
TITL THESIS PROJECT - KARL HIRSCHMAN - NWELL REGION
INITIALIZE STRUCTURE=BURIED_EPI . STR
GRID LAYER. 1 DX=.05 THICKNESS=15
COM *********************************************************
COM ***** N-WELL FORMATION *****
COM *********************************************************
COM ***** STEP#20 ********************************* RCA CLEAN
COM ***** STEP#21 ************************ N-WELL LITHOGRAPHY
COM ***** STEP#22
***************************** NWELL IMPLANT
IMPLANT PHOSPHORUS DOSE=3el2 ENERGY=150
COM ***** STEP#23
**************************** NWELL DRIVE-IN
DIFFUSION TEMPERATURE=1150 TIME=30 DRY02
DIFFUSION TEMPERATURE=1150 TIME=1130 INERT
EXTRACT NAME=Xj2 ACTIVE NET X. EXTRACT Y=0
EXTRACT NAME=Doxl LAYER=2 THICKNESS




EXTRACT NAME=WELLRHO E. RESIST





PLOT ACTIVE BORON LINE=3 COLOR=3 ADD
PLOT ACTIVE PHOSPHORUS LINE=2 COLOR=2 ADD
PLOT ACTIVE ARSENIC LINE=2 COLOR=5 ADD
LABEL
LABEL="
N-WELL X j :













X=7 . 0 Y=3E14
STOP
COM ***** STEP#24
*********************** ETCH DRIVE-IN OXIDE
ETCH OXIDE
COM ***** STEP#25
**************** GROOVE & STAIN / 4PT PROBE
PMOS - 4
COM *********************************************************
COM ***** LOCOS ISOLATION *****
COM *********************************************************
COM ***** STEP#26 **************************** GROW PAD OXIDE
DIFFUSION TEMPERATURE=950 TIME=90 DRY02
EXTRACT NAME=PADOX LAYER=2 THICKNESS
COM ***** STEP#27 ************************** DEPOSITE NITRIDE
DEPOSITION NITRIDE THICKNESS=.25
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=NWELL.STR





GRID LAYER. 1 DX=.02 THICKNESS=4
GRID LAYER. 1 DX=0.005 X.MIN=0 X.MAX=1
COM ***** STEP#28
****************** ETCH NITRIDE FOR FIELD
COM (NOT FOR ACTIVE REGION)
COM ***** STEP#29
************* NMOS FIELD THRESHOLD ADJUST
COM (MASKED)
COM ***** STEP#30
************************ GROW FIELD OXIDE










************************* GROW KOOI OXIDE
DIFFUSION TIME=30 TEMPERATURE=950 f.h2o=2.5
f.n2=l
EXTRACT NAME=KOX LAYER=2 THICKNESS
COM ***** STEP#34
********************** VT ADJUST IMPLANTS
IMPLANT BORON DOSE=2.2E12 ENERGY=35






COM LABEL LABEL="KOOI THICKNESS:
"_KOX" MICRONS" CM X=9 Y=10
COM PLOT ACTIVE PHOSPHOROUS ADD
COM ***** STEP#35
************************ NPN BASE IMPLANT
PMOS - 5
COM ***** STEP#36 ************************* ETCH KOOI OXIDE
ETCH OXIDE
COM ***** STEP#37 ************************* GROW GATE OXIDE
DIFFUSION TIME=30 TEMPERATURE=1100 DRY02
GRID LAYER. 2 DX=.02
COM ***** STEP#38 ******************** DEPOSITE POLYSILICON
DEPOSITION POLYSILICON THICKNESS=.6 TEMPERATURE=600
GRID LAYER. 3 DX=.02
COM ***** STEP#39 ******************************* DOPE POLY
DIFFUSION TIME=15 TEMP=1000 SS .PHOSPHOROUS INERT
COM ***** STEP#40 ************************** ETCH POLY SCUM
COM ETCH OXIDE
COM ***** STEP#41 ******************************* ETCH POLY
COM ***** STEP#42 ************************ PMOS D/S IMPLANT
IMPLANT BORON DOSE=4E15 ENERGY=60 GAUSS
COM ***** STEP#43 ********** NMOS D/S IMPLANT (NPN EMITTER)
COM ***** STEP#44 ************** d/S ANNEAL - CAPPING OXIDE
DIFFUSION TEMPERATURE=950 TIME=10 f.h2o=2.5 f.n2=l
COM ***** STEP#45 ********************** SPIN ON GLASS CURE
DIFFUSION TEMPERATURE=950 TIME=10 INERT
EXTRACT NAME=GOX LAYER=2 THICKNESS
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=PMOS . STR
STOP END OF PMOS SIMULATION
SIMULATION FOR N-CHANNEL MOSFET - 1
TITL THESIS PROJECT - KARL HIRSCHMAN - NOBURIED/EPI REGION
INITIALIZE <100> SILICON RESISTIV BORON=5 THICKNESS=4 . 0 DX=.02
COMM OPTION TERMINAL
COM ***** STEP#1 *************************** ID01 - SCRIBE
COM ***** STEP#2 ************************ DE01 - 4PT PROBE
COM ***** STEP#3 ************************ CL01 - RCA CLEAN
COM ***** STEP#4 ************* BURIED LAYER BLOCKING OXIDE
DIFFUSION TEMP=1000 TIME=10 T.FINAL=1100 INERT
DIFFUSION TEMPERATURE=1100 TIME=75 F.H20=2.5 F.N2=1
DIFFUSION TEMP=1100 TIME=10 T.FINAL=1000 INERT
EXTRACT NAME=OXl LAYER=2 THICKNESS
COM ***** STEP#5 ************** BLOCKING OXIDE LITHOGRAPHY
COM ***** STEP#6 ****************************** ETCH OXIDE








******** ARSENIC PRE-DEP FOR BURIED LAYER
DIFFUSION TEMP=1000 TIME=25 T.FINAL=1200 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=60 ARSENIC=1E20
DIFFUSION TEMP=1200 TIME=20 T.FINAL=1050 ARSENIC=1E20
COM ***** STEP#11
*************** REMOVE SOG (PARTIAL ETCH)
COM ETCH OXIDE (2 MIN TIMED)
COM ***** STEP#12








DIFFUSION TEMP=1000 TIME=10 T.FINAL=1100
INERT
DIFFUSION TEMP=1100 TIME=5 F.H20=2.5 F.N2=1
DIFFUSION TEMP=1100 TIME=120 INERT




EXTRACT NAME=OX3 LAYER=2 THICKNESS
NMOS - 2
COM ***** STEP#16 ********************** ETCH OXIDE FOR EPI
ETCH OXIDE
COM ***** STEP#17 **************************** p EPI
GROWTH
EPITAXY TEMPERATURE=1100 RESISTIV BORON=5 THICKNESS=7 . 0 TIME=10
PLOT NET ACTIVE LINE=1 COLOR=l BOTTOM=lE14 TOP=1E20
+ title="P-EPI ON P
SUBSTRATE"
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=NOBURIED_EPI .STR
STOP END OF NOBURIED_EPI SIMULATION
TITL THESIS PROJECT - KARL HIRSCHMAN - NO WELL / NO BURIED (NMOS)
INITIALIZE STRUCTURE=NOBURIED_EPI . STR
COM ***** STEP#8 *************************** NWELL IMPLANT
COM (MASKED)
COM ***** STEP#9 ************************** NWELL DRIVE-IN
DIFFUSION TEMPERATURE=1150 TIME=30 DRY02
DIFFUSION TEMPERATURE=1150 TIME=1130 INERT
COM ***** STEP#10 **********************ETCH DRIVE-IN OXIDE
ETCH OXIDE
COM ***** STEP#11
************************** GROW PAD OXIDE
DIFFUSION TEMPERATURE=950 TIME=60 DRY02
EXTRACT NAME=PADOX LAYER=2 THICKNESS
COM ***** STEP#12
************************ DEPOSITE NITRIDE
DEPOSITION NITRIDE THICKNESS=. 10









****************** ETCH NITRIDE FOR FIELD
COM (NOT FOR ACTIVE REGION)
COM ***** STEP#14
************* NMOS FIELD THRESHOLD ADJUST
Implant boron dose=4el3 energy=100
COM ***** STEP#15




COM ***** STEP#16 **************************** ETCH NITRIDE
ETCH OXIDE
ETCH NITRIDE
COM ***** STEP#17 ************************** ETCH PAD
OXIDE
ETCH OXIDE
COM ***** STEP#18 ************************* GROW KOOI OXIDE
DIFFUSION TIME=35 TEMPERATURE=925 f.h2o=2.5 f.n2=l
COM ***** STEP#19 ********************** VT ADJUST IMPLANTS
IMPLANT BORON DOSE=5E12 ENERGY=35
COM ***** STEP#20 ************************ NPN BASE IMPLANT
COM ***** STEP#21 ************************* ETCH KOOI OXIDE
ETCH OXIDE
COM ***** STEP#22 ************************* GROW GATE OXIDE
DIFFUSION TIME=100 TEMPERATURE=1000 DRY02
COM ***** STEP#23 ******************** DEPOSITE POLYSILICON
DEPOSITION POLYSILICON THICKNESS=.6 TEMPERATURE=600
COM ***** STEP#24 ******************************* DOPE POLY
diffusion time=15 temperature=1000 ss.phosphorous inert
COM ***** STEP#25 ************************** ETCH POLY SCUM
COM ETCH OXIDE
COM ***** STEP#26 ******************************* ETCH POLY
COM (NOT IN GATE REGION)
COM ***** STEP#26
************************ PMOS D/S IMPLANT
COM (MASKED)
COM ***** STEP#27 ********** NMOS D/S IMPLANT (NPN EMITTER)
IMPLANT PHOSPHOROUS DOSEME15 ENERGY=100
COM ***** STEP#28
************** D/S ANNEAL - CAPPING OXIDE
diffusion time=10 temp=950 f.h2o=2.5 f.n2=l
diffusion time=10 temp=950 inert
EXTRACT NAME=GOX LAYER=2 THICKNESS
GRID LAYER. 1 DX=0.01 X.MIN=0 X.MAX=1
COM ***** SAVE SIMULATION
SAVEFILE STRUCTURE FILE=NMOS.STR





KARL HIRSCHMAN - BICMOS PROCESS FLOW - 7/23/91
(OMIT CLEANS AND LITHOGRAPHY STEPS, ETC.)







1) BURIED LAYER BLOCKING OXIDE D1-D5 , C1-C7
2) PATTERN OXIDE D1-D5
3) ETCH OXIDE D1-D5 ,
C1,C2,C5,C7
*** etch 1/2 of C3
4) AS PREDEPOSITION D1-D5 , C1-C7
5) ETCH SOG (PARTIAL ETCH
-
2MIN) D1-D5 , C1-C7
***** MEASURE RHOS ON CI
6) ALIGNMENT PHOTOLITH & RIE D1-D5
7) ETCH ALL OXIDE FOR EPI
D1-D5 , C1-C7
***** MEASURE RHOS & Xj ON CI
8) P-EPI GROWTH
D1-D5 , C2-C7
***** MEASURE RHOS & Xj ON C2
9) N-WELL IMPLANT
D1-D5 , C3,C5,C6,C7 , Ml
***** Ml P-TYPE MONITOR FOR IMPLANT
10) DRIVE-IN WELL
D1-D5 , C3-C7
***** MEASURE OXIDE THICKNESS
11) ETCH OXIDE
D1-D5 , C3-C7
***** MEASURE RHOS & Xj ON C3
***** 1/2 WITH BURIED
- 1/2 WITHOUT BURIED
12) GROW PAD OXIDE
D1-D5 , C4-C7
***** MEASURE OXIDE THICKNESS
13) DEPOSITE NITRIDE
D1-D5 , C4-C7
***** MEASURE NITRIDE THICKNESS
14) ETCH NITRIDE FOR
FIELD D1-D5 (NO CONTROLS)
15) NMOS FIELD VT ADJUST
D1-D5 , M2 (n-type)
'
***** ANNEAL N-TYPE MONITOR
- MEASURE RHOS & Xj
16) GROW FIELD OXIDE D1-D5 , C4-C7
***** MEASURE FIELD OXIDE THICKNESSES
17) ETCH NITRIDE & PAD OXIDE D1-D5 , C4-C7
18) GROW KOOI OXIDE D1-D5 , C4-C7 , M3-M5
***** M3-M5 N-TYPE MONITORS FOR IMPLANTS
***** MEASURE KOOI OXIDE THICKNESS
19) MASKED VT ADJUST FOR PMOS D1-D5 , C4,C5 , M3-M5
***** BIPOLAR BLOCKED
20) NMOS VT ADJUST D1-D5 , C4 , M4
***** MASKED BY REVERSE WELL
21) P-BASE IMPLANT
22) ETCH KOOI OXIDE
23) GROW GATE OXIDE
***** ETCH GATE OXIDE ON M3^M5






27) P+ SELECT IMPLANT
***** MEASURE N-TYPE MONITOR
28) N+ SELECT IMPLANT D1-D5 , C4,C7 , M7
***** MEASURE P-TYPE MONITOR
29) DEPOSIT SOG D1-D5
30) SOG CURE / D-S ANNEAL D1-D5 , C4-C7
***** MEASURE ALL RHOS & Xj's:
C4
- NMOS D/S CROSS SECTION
C5
- PMOS D/S CROSS SECTION IN N-WELL WITH BURIED
C6 - PNP SUBSTRATE CROSS SECTION (WELL/NO BURIED)
C7
- NPN VERTICAL TRANSISTOR





D1-D5 / C4-C7 , M3-M5









CHIPGRAPH BiCMOS PROCESS DEFINITION
MASK DESIGN SEQUENCE
The design of the BiCMOS test chip is kept as basic as possible. The process
consists of 13 mask levels. Layout simplifications are difficult due to the many unique
structures developed with this process. The reticles are made at RIT using a
Perkin-Elmer MEBES. The following is a description of the maskmaking levels and
their function in the production of the BiCMOS test chip. The tome of a reticle refers to
how the reticle is written from the layout fiel. A reticle is considered to be a "positive
tone"
reticle is the mask has chrome in the areas defined in the layout.
Level 1 : Buried Layer
The buried layer reticle is negative- tone and opens windows in oxide for the
patterned buried layer. This is the first masking level and alignment is not necessary.
Alignment marks are designed for subsequent masking levels.
Level 2: Alignment
The alignment reticle is negative tone and aligns to the buried layer alighnemt
marks. This level opens a window in photoresist around the buried layer alignment
marks for a silicon RIE. This makes deep alignment marks into the substrate which can
be detected after epitaxial silicon is grown.
Level 3: N-Well
The N-Well reticle is negative tone and alignes to the buried layer alignment
marks. This level opens windows in photoresist for the n-well implant.
Level 4: Active
The active reticle is positive tone and alignes to the buried layer alignment
marks. This level defines the active area of devices. New alignment marks are
designed in this level for subsequent masking levels.
Level 5: Channel Stop
The channel stop reticle is the reverse of the N-well mask (positive tone) and
alignes to the active level. This level opens areas in photoresist for the channel stop
implant, blocking the implant from the n-well regions.
Level 6: P-channel Vt-adjust
The p-channel Vt-adjust reticle is positive tone, and blocks the p-channel
Vt-adjust implant from entering the lateral PNP transistor region. However, the implant
does enter the active areas of both the p-channel and n-channel MOSFETs.
Level 7: N-channel Vt-adjust
The n-channel Vt-adjust reticle is the same reticle used in level 5; the reverse of
the n-well reticle (positive tone). Additional boron is needed to raise the threshold
voltage of the n-channel FET. This photoresist masking level blocks all regions from
the implant except the active area of the NMOS transistor.
Level 8: NPN Base
The NPN base reticle is a negative tone reticle which opens windows in
photoresist for the base region implant into the n-well.
Level 9: Poly
The Poly reticle is a positive tone reticle which defines the polysilicon gates as
well as capacitors and resistors designed using polysilicon.
Level 10: P+ Select
The P+ select reticle is negative tone, opening windows in resist for the high
dose boron implant. This masking level defines the P+ source/drain regions, as well as
the NPN extrinsic base and lateral PNP emitter/collector areas.
Level 11: N+ Select
The N+ select reticle is negative tone, opening windows in photoresist for the
high dose phosphorous implant. Simply using the reverse of the P+ select reticle is not
sufficient due to the bipolar structures integrated into the baseline CMOS process. This
masking level defines the N+ source/drain regions, as well as the NPN emitter and
collector contact, and the lateral PNP base/well contact.
Level 12: Contact Cut
The contact cut reticle is negative tone and opens windows in oxide for contacts
down to polysilicon and diffusion areas.
Level 13: Metal
The metal reticle is positive tone and defines the metal routings which connect
the devices and circuits together.
Bonding Pads:
The bonding pad level is negative tone and is done after metal. This
level
defines the openings in the passivation layer to the metal bonding pads which allow
access to the chip.
Process Enhancements:
Process enhancements add masking levels to the designed process. The





Multi-level metal +1 per level
The complete layout for an enhanced process including
2-level metal would require a
total of 19 masking levels.
# RIT N-WELL BiCMOS PROCESS
# CREATE BY KARL HIRSCHMAN
















red, green, blue,yellow,magenta, cyan,black,white,purple, gra}
red , green , blue ,yellow,magenta , cyan , black ,white , purple , gra}
solid, dotted, short_dash, long_dash )
1. .32
( red, green,blue,yellow,magenta, cyan, black,white,purple, grai
#
transcripting on
# Loading the BiCMOS process definition.
# Default minimum resolution : 0.001 microns
transcripting off
define process RITNWELLCMOS 0.001 micron
#
#
define layer name nwell.int
define layer name nwell.ext
define layer name active. int
define layer name active.ext
define layer name vtadjust. int
define layer name vtadjust.ext
define layer name poly. int
define layer name poly.ext
define layer name n+.int
define layer name n+.ext
define layer name p+.int
define layer name p+.ext
define layer name contact. int
define layer name contact . ext
define layer name metall.int
define layer name metall.ext
define layer name buried. int
define layer name buried. ext
define layer name metal2 . int
define layer name metal2.ext
define layer name p_base.int 11
define layer name p_base.ext 31
define layer name symbol. int
define layer name symbol . ext
#
# physical layer groups
#
define physical layer group NW nwell.int
nwell.ext
define physical layer group AC active. int
active.ext
define physical layer group PF vtadjust
.int
vtadDUst.ext
define physical layer group PO poly. int
poly: ext
define physical layer group NP n+.int
n+.ext
define physical layer group PP p+.int
p+.ext
flpfin* phycHral group CO
contact . int contact . ext
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
-shape -path -instance -pin
-perimeter -port
9 -shape -path -instance -pin
29 -perimeter -port

























p+.int n+.int poly. int buried. int contact. int
metall.int contact. int metal2.int










define physical layer group Ml metall.int metall.ext
define physical layer group VI buried. int buried. ext
define physical layer group M2 metal2.int metal2.ext
define physical layer group PA p_base.int p_base.ext
define physical layer group SO symbol. int symbol. ext
#
# some useful layer groups
4
define layer group trans
define layer group int
define layer group sym
#
# define layer alias
#
define alias nwell.int
define alias active. int
define alias vtadjust.int
define alias poly. int
define alias n+.int
define alias p+.int
define alias contact. int
define alias metall.int
define alias buried. int
define alias metal2.int




define alias poly. ext
define alias n+.ext
define alias p+.ext
define alias contact. ext
define alias metall.ext
define alias buried. ext
define alias metal2.ext
define alias p_base.ext
define alias symbol. int
define alias symbol. ext
#














# Define Spacing Rules:
#
minimum spacing poly. int poly. int



































# define layer attributes
#
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
#
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
define layer attributes normal
4
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
#
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
define layer attributes selected
poly . int n+ . int 1.0
metall.int metall.int 1.0
metal2 . int metal2 . int 1.0
p+ . int p+ . int 1.0
n+.int nwell.int 1.0




























































































define layer attributes selected metal2.
define layer attributes selected p_base.
define layer attributes selected symbol.
4
# attributes for item classes
4
define item attributes normal instance
define item attributes normal pin
define item attributes normal port
define item attributes normal perimeter
define item attributes normal shape
define item attributes normal path
#
define item attributes selected instance
define item attributes selected pin
define item attributes selected port
define item attributes selected perimeter
define item attributes selected shape
define item attributes selected path
#
define item attributes normal active
#
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Van der Pauw / Resistor Structures
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